

DATASHEET

OVERVIEW

Packet Generator is a software tool that will be running on a Host computer and generate traffic patterns. DDR packet generator is a product that generates series of Write and Read commands, which can be used by emulator platform to generate traffic on DUTs interfaces. It can also be used on Simulation platform to generate traffic on simulation environment on DUTs interface.




Figure 1: DDR PACKET GENERATOR in EMULATION PLATFORM

FEATURES

- It works two type of configuration modes:
 Write and Read
- All DDR Packet generation logic can support different DDR memory types like
 - o DDR3
 - o LPDDR3
 - o DDR4
 - o LPDDR4
 - o GDDR
- The key aspects:
 - o Different Speed bins
 - o Different RANK structures
 - o Configurable addressing modes
 - RMW support
- Supports different speed bins
 - 0 1066
 - o **1600**
 - o **1866**
 - o 2133
 - o **2400**
 - 32003733
 - 0 4266
- Command supports

BENEFITS

- These methods can be used for verification of most complex hardware design to simple hardware design
- Easy to use solution, plug and play type solutions
- Software packet generators are very cost-effective solutions, they are cheaper compared to high license costing software products available in the market.
- Creates beautiful Emulation environment, which can mimic many simulation verification scenarios.
- Detect bug in Pre-silicon phase, which can save millions of dollars of re-spinning silicon cost.
- Post-silicon also software portion can be used for validation
- Help to build a parallel structure to simulation to find more design bugs quickly.
- The overall runtime can be reduced to as much as 10 times than long SOC simulations. This can speed up TAPE OUT of the chip.
- Scoreboarding and traffic analysis can be done very well in the Software solution.

1 www.perfectvips.com



DATASHEET

	CKE															
Function	Abbrevia- tion	Previ- ous Cycle	Current Cycle	CS_n	ACT_n	RAS_n /A16	CAS_n /A15	WE_n/ A14	BG0- BG1	BA0- BA1	C2-C0	A12/ BC_n	A17, A13, A11	A10/ AP	A0-A9	
Mode Register Set	MRS	Н	Н	L	Н	L	L	L	BG	BA	٧		OP Code			
Refresh	REF	Н	Н	L	Н	L	L	Н	٧	٧	V	٧	٧	٧	V	
Self Refresh Entry	SRE	Н	L	L	Н	L	L	Н	V	V	V	V	٧	٧	V	
Self Refresh Exit	SRX	L	Н	Н	X	X	X	X	X	X	X	X	X	X	X	
Single Bank Precharge	PRE	Н	Н	L	H	H L	H	H	V BG	V BA	V	V	V	V L	V	
Precharge all Banks	PREA	Н	Н	L	Н	L	Н	L	V	V	V	V	V	Н	V	
RFU	RFU	Н	Н	L	Н	L	Н	Н	V	٧	V	RFU	V	п	V	
KFU	KFU	п	п	L	п	_	w Addı		KFU							
Bank Activate	ACT	Н	Н	L	L	Ro	(RA)	ress	BG	BG BA V Row Addres					₹A)	
Write (Fixed BL8 or BC4)	WR	Н	Н	L	Н	Н	L	L	BG	ВА	٧	V	٧	L	CA	
Write (BC4, on the Fly)	WRS4	Н	Н	L	Н	Н	L	L	BG	BA	V	L	٧	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	Н	L	L	BG	BA	٧	Н	٧	L	CA	
Write with Auto Pre- charge (Fixed BL8 or BC4)	WRA	Н	Н	L	Н	Н	L	L	BG	ВА	٧	٧	٧	Н	CA	
Write with Auto Pre- charge (BC4, on the Fly)	WRAS4	Н	Н	L	н	Н	L	L	BG	ВА	٧	L	٧	Н	CA	
Write with Auto Pre- charge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	Н	L	L	BG	BA	٧	Н	٧	н	CA	
Read (Fixed BL8 or BC4)	RD	Н	Н	L	Н	Н	L	Н	BG	ВА	٧	V	٧	L	CA	
Read (BC4, on the Fly)	RDS4	Н	Н	L	Н	Н	L	Н	BG	BA	V	L	V	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	Н	L	Н	BG	BA	٧	Н	V	L	CA	
Read with Auto Pre- charge (Fixed BL8 or BC4)	RDA	Н	Н	L	Н	Н	L	Н	BG	BA	V	٧	٧	Н	CA	
Read with Auto Pre- charge (BC4, on the Fly)	RDAS4	Н	Н	L	Н	Н	L	Н	BG	BA	V	L	٧	Н	CA	
Read with Auto Pre- charge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	Н	L	Н	BG	ВА	V	Н	٧	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	Н	٧	V	V	V	٧	٧	V	
Device Deselected	DES	Н	Н	Н	Х	X	Х	X	X	X	Х	X	X	Х	X	
Power Down Entry	PDE	Н	L	Н	Х	Х	Х	X	X	X	Х	X	X	Х	X	
Power Down Exit	PDX	L	Н	Н	Х	Х	Х	Х	X	X	Х	Х	X	Х	X	
ZQ calibration Long	ZQCL	Н	Н	L	Н	Н	Н	L	V	V	V	V	V	Н	٧	
ZQ calibration Short	ZQCS	Н	Н	L	Н	Н	Н	L	٧	V	٧	V	٧	L	V	

CONFIGURATIONS

There are different address configurations possible:

- 2GB Addressing Table
- 4GB Addressing Table
- 8GB Addressing Table
- 16GB Addressing Table

Tools & Technologies: Verilog, SystemVerilog, C, DPI, UVM EDA Tools Emulators

